

	Type	L #	Hits	Search Text	DBs	Time Stamp	Comments	Error Definition	Errors
2	BRS	L2	91	((sub same (modules or blocks or macros\$)) and synthesis and timing and (gate or top) same level) and netlist	USPAT; US-PGPUB; DERWENT	2001/11/30 14:06			0
3	IS&R	L3	265	("716/18").CCLS.	USPAT	2001/11/30 14:07			0

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore™
RELEASE 1.3[Help](#) [FAQ](#) [Terms](#)[Quick Links](#)**Welcome to IEEE Xplore™**

- ☐ Home
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account

[Print Format](#)**SEARCH RESULTS [PDF Full-Text (348 KB)]**

Hardware synthesis from encapsulated Verilog modules
- *Smith, D.R.*

Editor(s): Fortes, J., Mongenet, C., Parhi, K.K., Taylor, V.E.

Dept. of Comput. Sci., State Univ. of New York, Stony Brook, NY, USA

This paper appears in: Application Specific Systems, Architectures and Proces:
ASAP 96. Proceedings of International Conference on

On page(s): 284 - 292

19-21 Aug. 1996

Chicago, IL, USA

1996

ISBN: 0-8186-7542-X

IEEE Catalog Number: 96TB100068

Number of Pages: xiv+426

References Cited: 10

INSPEC Accession Number: 5392654

Abstract:

This paper discusses experience with synthesis from a Verilog writing style us encapsulated modules. The method is shown to be capable of significant adva reduction of code complexity, re-use of submodules, and automatic inference In order to pass synthesis and low level simulation, care must be taken in the of the encapsulated modules through an intermediate style accessible to indu: synthesizers. If the encapsulated modules are edge activated then the control need to be staggered in time through the clock cycle as control is passed dow the hierarchy. Examples are given of a such an intermediate style which is ac synthesis and low level simulation. A conclusion discusses other implications (the objective style to hardware design.

Index Terms:

logic design; hardware description languages; computational complexity; infe mechanisms; hardware synthesis; encapsulated Verilog modules; Verilog writ code complexity; automatic inference of control; low level simulation; control clock cycle

SEARCH RESULTS [PDF Full-Text (348 KB)]

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advar](#)
[Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Email Aler](#)
[No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#)

Copyright © 2001 IEEE — All rights reserved

[> home](#) [> about](#) [> feedback](#) [> logout](#)

US Patent & Trademark

Search Results

Search Results for: [behavioral synthesis methodology]




Found 6 of 353,786 searched.

Search within Results

[> Advanced Search](#) [> Search Help/Tips](#)

Sort by: [Title](#) [Publication](#) [Publication Date](#) [Score](#)  [Binder](#)

Results 1 - 6 of 6 [short listing](#)

- 1** Behavioral synthesis methodology for HDL-based specification 80%
 and validation
D. Knapp , T. Ly , D. MacMillen , R. Miller
Proceedings of the 32nd ACM/IEEE conference on Design automation
conference January 1995
- 2** Usage-based characterization of complex functional blocks for 77%
 reuse in behavioral synthesis
Nong Fan , Viraphol Chaiyakul , Daniel D. Gajski
Proceedings on the 2000 conference on Asia and South Pacific design
automation January 2000
- 3** Synthesis of low-power selectively-clocked systems from 77%
 high-level specification
L. Benini , G. De Micheli
ACM Transactions on Design Automation of Electronic Systems
(TODAES) July 2000
Volume 5 Issue 3
We propose a technique for synthesizing low-power systems from
behavioral specifications. We analyze the control flow of the
specification model to detect mutually exclusive sections of the
computation. A selectively-clocked interconnection of interacting
FSMs is automatically generated and optimized, where each FSM

controls the execution of one section of computation. Only one of the interacting FSMs is active for a high fraction of the operation time, while the others are ...

4 Comparing RTL and behavioral design methodologies in the case of a 2M-transistor ATM shaper 77%



Imed Moussa , Zoltan Sugar , Rodolph Suescun , Mario Diaz-Nava , Marco Pavesi , Salvatore Crudo , Luca Gazi , Ahmed Amine Jerraya
Proceedings of the 36th ACM/IEEE conference on Design automation conference June 1999

5 An efficient ILP-based scheduling algorithm for control-dominated VHDL descriptions 77%



Michael Münch , Norbert Wehn , Manfred Glesner
ACM Transactions on Design Automation of Electronic Systems (TODAES) October 1997
Volume 2 Issue 4

To adopt behavioral synthesis techniques in existing design flows, the synthesis methodology must provide the designer with a mechanism to specify a component's interface timing. This will permit pre- and postsynthesis validation through cosimulation with other subsystems or even through formal verification. In control-flow dominated designs, additional timing constraints will result in a complex specification/constraint system for which the scheduling problem has been shown to be NP-comple ...

6 The maximal VHDL subset with a cycle-level abstraction 77%



W. Baker , A. Newton
Proceedings of the conference with EURO-VHDL'96 and exhibition on European Design Automation September 1996

Results 1 - 6 of 6 short listing

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2001 ACM, Inc.